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Chapter-1 
Introduction 
1.0 INTRODUCTION 
Active RC networks dominated the scene in early seventies. In the 
integrated form these were fabricated in hybrid IC technology by using 
monolithic operational amplifier, as active device and precise RC 
components fabricated in thick or thin film technology. These filters 
were obviously not truly monolithic. There were two serious problems in 
integration. 
(i) The need for capacitors of large value, requiring unrealistic large 
silicon chip area, 
(ii) The fabrication of precise resistor and capacitor values for setting the 
filter parameters. The requirements were incompatible with the 
monolithic IC processing. 
Now, it has become desirable to fabricate mixed or hybrid electronic 
system having digital as well as analog subsystems on the same Si-chip 
to satisfy the growing size, complexities and exacting demands of 
modem signal processing. The connection of real world of analog 
continuous signals with the digital world of sampled and digitally 
encoded system is done by the interfacing of analog circuit. The 
functions such as amplification, filtering, data conversion, waveform 
generation etc are performed by analog circuits. The desirability of close 
relationship between analog and digital circuits provides a strong 
motivation towards the use of LSFVLSI technology for fabricating the 
composite system on a single chip. Now a days the fabrication of 
LSIAH^SI digital circuits is dominated by MOS technology. This makes 
the analog circuit design, based on MOS technology, a topic of 
contemporary importance [2]. 
1.1 PASSIVE AND ACTIVE FILTERS 
As the name indicates, passive filters contain passive components only 
i.e. resistors, capacitors, inductors. A passive filter of order n will have n 
energy storing elements (capacitors and/or inductors), as an example, 
transfer function for the passive filter shown in fig. 1.1 is given as, 
H(s) =( s/CR) / (s^  + s/CR + 1/LC) 
R 
<^ - A W ' r r— »^ 
L 
Figl.l Passive Band Pass Filter (Order-2) 
A number of approaches can be used for the synthesis of passive filters. 
The driving point technique employs either partial fraction expansion or 
continued fraction expansion to break down the transfer function into 
simpler terms [5]. 
The doubly terminated ladder popularly realizes the general 
driving point functions. The standard approximation functions can be 
synthesized using this structure. The general doubly terminated ladder is 
shown in fig 1.2. Lattice and parallel ladder topologies can also be used 
for realization of passive filters. 
Figl.2 Doubly Terminated LC Ladder Network 
The major advantage of passive filters is the near absence of an 
upper fi-equency limit. The operating fi-equency can be as high as 
500MHZ and the only limitation is the presence of parasitics at very high 
fi-equencies. Moreover the passive realizations, particularly the coupled 
ladder structure have comparatively lower sensitivities to component 
tolerances. Also, there is no need of power supplies. 
Inspite of all these merits, passive filters are on their way out. The 
use of inductors in passive circuits creates a lot of problems. At audio 
fi^equencies, high quality inductors become bulky and expensive and 
fabrication of this type of filter on an integrated chip is practically not 
feasible due to the presence of inductors [5]. 
Active filters are realized using resistors, capacitors and active 
devices like operational amplifiers (OA), operational transconductance 
amplifiers (OTA). Stimulation to work in this area came fi^om the severe 
drawback of passive filters in terms of IC fabrication. 
1.2 CURRENT MODE FILTERS 
A current mode circuit may be taken to mean any circuit in which current 
is used as the active variables in preference to voltage, either throughout 
the whole circuit or only in certain critical areas [6]. 
The use of current rather than voltage as the active parameters can 
result in higher usable gain, accuracy and bandwidth due to reduced 
voltage excursion at sensitive nodes. By a general method for 
synthesizing active filter circuits that perform signal filtering exclusively 
in the current domain with voltage amplifier replaced by current 
amplifier and all signal variables represented by current. One can achieve 
higher signal bandwidths; greater linearity and higher dynamic range 
with these current-mode circuits than with the corresponding voltage 
amplifier based filter circuits [26,30]. Specific details of how this 
synthesis is performed are provided in reference [7]. 
1.3 SIGNAL FLOW GRAPH (SFG) REPRESENTATION OF LCR 
POLYNOMIAL LOWPASS FILTERS 
A signal flow graph is a network of directed branches that are 
interconnected at certain points called nodes [28, 29]. 
A signal flow graph is a diagram that represents a set of 
simultaneous algebraic equations [31], and the signal flow graph of the 
ladder comprises of where all voltages and all currents are considered 
signals, which propagate through the circuit [4, 20, 21, 22]. 
A typical section of an LCR network for polynomial low pass filters 
which is not possessing transmission zeros at finite fi-equencies 
is shown in fig 1.4(a); 
Figl.4 (a) LCR Filter showing signals 
It does not transmit the signal, at infinite fi-equency. For this kind of a 
filter, a signal flow graph is shown in fig 1.4(b). 
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FigL4 (b) Signal Flow Graph 
For the signal flow graph (SFG) we choose as variables the inductor 
currents and capacitor voltages of fig 1.4(a). The branch weights in the 
SFG are either +1 or -1 unity branches or are of the integrator form l/sT„ 
where Ti the value of an inductor or capacitor in the LCR network and 's' 
is the complex fi-equency variable. We combine the +1 and -1 branches, 
which occur in pairs, at the input or output of the 1/s type integrator 
branches [3]. By combining them at the inputs, we have an 
implementation in terms of differential input integrator as shown in 
fig 1.4(c). similarly, when they are combined at the integrator outputs we 
have a realization in terms of differential output integrators as shown in 
fig 1.4(d). 
Figl.4© Realizations Using Differential Input Integrators 
Figl.4 (d) Realization Using Differential Output Integrators 
A third realization is shown in figl.4 (e). Here we treat alternate 
integrators differently; for one set, pairs of unity branches are associated 
with both the input and output of the integrator branches to form a 
differential input/differential output integrator; the other alternate set of 
integrators have no unity branches associated with them and are single 
input/single output [3]. 
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Fig,1.4 (e) Realization Using Differential Input/Differential Output 
And Single Input/Single Output Integrators 
In fig 1.4© the integrators could have very low output impedance 
and/or very high input impedance. The output of each integrator drives a 
pair of integrator inputs, so that the loading does not alter the integrator 
transfer functions, which requires that the signals are voltages. 
In fig 1.4 (d), the pair of each integrator drives a integrator input, 
which requires that the signals are currents. 
In fig 1.4 (e), where we treat alternate integrator differently; for 
one set the pair of output of integrator drives an integrator input, for other 
set the output of integrator drives a pair of integrator inputs. It requires 
that the signals used for the upper variables are currents whereas voltages 
for the lower variables [3]. 
1.5 SENSITIVITY AND SIGNAL HANDLING CAPABILITY 
Because of the tolerances in component values, the response of the actual 
assembled filter will deviate fi-om the ideal response. As a means for 
predicting such deviations the filter designer employs the concept of 
sensitivity. Specifically for second-order filters one is normally interested 
in finding how sensitive their poles are relative to variations in RC 
component values and amplifier gain [9]. These sensitivities can be 
quantified using the classical sensitivity fiinction Sx ,^ defined as; 
Sx^ = L™ (AY /Y)/{AX/X) 
AX^O 
Thus, Sx^= (aYxX)/(aXxY) 
Here X denotes the value of a component (a resistor, a capacitor or an 
amplifier gain) and Y denotes a circuit parameter of interest (say, coo or 
Q). For small changes; 
Sx^ = AYA /^AX/X 
Thus we can use the value of Sx^ to determine the per- unit change in Y 
due to a given per-unit change in X. 
In a qualitative sense, the sensitivity of a network is a measure of the 
degree of variation of its performance fi'om nominal, due to the changes 
in the elements constituting the network [10]. 
The lower the sensitivity of the circuit, the less will its performance 
deviate because of element changes. The lower the sensitivity the less 
stringent will the requirements on the components and accordingly, the 
circuit becomes cheaper to manufacture [10]. 
So that monolithic filters have reasonably good response accuracies, 
it is important that the sensitivity of the response to component parameter 
variations is minimized. An LCR filter designed for maximum power 
transfer at the fi-equencies o f minimum loss in the pass band has zero 
sensitivity of the response to changes in inductor and capacitor values at 
these fi-equencies, and the sensitivity is low throughout the pass band [3]. 
Modem CMOS integrated circuit processes that are used for the 
implementation of monolithic analogue filters tend to have low power 
supply voltages. In view of large peaks in the value of the voltages and 
currents in an LCR filter at frequencies; at or around the passband edges, 
it is important to be able to apply scaling to the voltages within the 
simulating filter at the design stage so that signal levels within such 
filters are not reduced or increased to unacceptable low levels i.e. the 
signal levels within such filters are reduced to only acceptably low levels 
[3]. 
The signal flow graph is shown in fig 1.5(a) with a contour around 
each node with which a desired scaling factor is associated. 
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Figl.5 (a) SFG Showing Scaling Contours 
The result of applying scaling is shown in figl.5 (b) (the weight of each 
incoming branch crossing a contour is multiplied, and that of each 
outgoing branch divided, by the scaling factor). 
In general, each node will require scaling by a different factor and this 
leads, as shown in fig 1.5(b), to a situation where the original +1 and -1 
unity branch pairs at the integrator inputs are no longer equal. Hence, low 
sensitivity realization in terms of canonic differential input voltage 
integrators, is not possible [3]. 
- l / k j Vj 1/ki 
sCj 
- l / k U 2 
JUii 
V 
, .2 " " - 2 
sCu2 
~1/ku, 1/ki.i -1/ki.3 l/kj,3 
Figl.5 (b) SFG After Scaling Transformation 
Thus using voltage integrators, the requirements for minimum 
sensitivity (use of canonic integrators) and good signal handling 
capability (ability to apply nodal voltage scaling) are incompatible. 
1.6 APPROXIMATION 
The specifications for a filter are usually given in loss requirements in the 
passband and the stopband. The approximation problem consists of 
finding a function whose loss characteristics lie within the permitted 
region. Ana dditional r equirement i s t hat i t b e r ealizable u sing p assive 
and/or active components. It is also desirable to keep the order of the 
filter as low as possible in order to minimize the number of components. 
Filter characteristics are approximated by using some well-
defined rational functions whose square roots have been tabulated. The 
Butter worth low pass filter is the simplest of the standard filter types. It 
is a maximally flat approximation as the first n derivatives of I H(f)| 
vanish at f = 0 for an order n filter. The problem with such a filter is the 
relatively long transition band and low stop band attenuation. The 
chebyshev filter approximation provides sharpest transition at the cost of 
equiripple response in the pass band [12]. It must be noted that these 
standard designs are directly applicable to low pass filters only. Design of 
other types involves frequency transformation methods [10]. 
1.7 CHEBYSHEV APPROXIMATION 
Fig 1.6 and 1.7 shows representative transmission functions for 
chebyshev filters of even and odd order. The chebyshev filter exhibits an 
equiripple response in the passband and a monotonically decreasing 
transmission in the stop band while the odd-order filter has I T(0)l = 1, 
the even- order filter exhibits its maximum magnitude deviation at co = 0. 
In both cases the total number of pass band maxima and minima equals 
the order of the filter, N[13]. All the transmission zeros of the chebyshev 
filter are at CO = oc, making it an all-pole filter [9]. 
Figl.6 Fig 1,7 
Sketches of the Transmission Characteristics of Representative Even 
and Odd Order Chebyshev Filters. 
The magnitude of the transfer fiinction of an N*-order chebyshev filter 
with a passband edge (ripple band width) cOp is given by; 
T (jco)| = iHl+z^ cos^ [cos"'(co/a)p)] for © < cOp 
And 
I T (jco)l = l/Vl+e^ cosh^ [Ncosh"'(co/(Op)] for co > (Op 
At the pass band edge,co = cOp, the magnitude function is given by; 
IT Gco)l = I/V1+ 8^  
Thus, the parameter 8 determines the pass band ripple according to 
A n , a x = 1 0 1 o g ( l + 8 ' ) 
Conversely, given Amax, the value of 8 is determined from 
cA # 
# / 
Chapter-2 
Component Used 
2.0 INTRODUCTION 
In this chapter the components used for implementing active filters like, 
operational amplifier, operational transconductance amplifier and 
voltage and current integrator subcomponents have been discussed 
briefly. 
2.1 OPERATIONAL AMPLIFIER 
The silicon monolithic OA, symbolically shown in fig.2.1, is basically a 
high differential input (two inputs) and single output voltage controlled 
voltage source. 
A practical OA is a non-ideal device and its equivalent circuit model 
is shown in fig 2.2. The open loop gain (A) is finite and fi-equency 
dependant. This makes the performance of an active AC network differ 
considerably from that predicted by design based on the assumption of ideal 
device. Most of the OAs in practice are compensated and are adequately 
represented by the first pole roll-off characteristic given as; 
A =AoWa/(s + Wa) 
Where Wa is the 3db comer-frequency and (B =Ao Wa) is the gain 
bandwidth product of OA [25]. At low frequencies the open-loop gain is a 
constant (AQ =10^), but at higher frequencies it is frequency sensitive. In 
linear circuits, an OA is always used with an appropriate feedback circuit to 
have desirable control over its response [1]. 
WO" 
^'n^ 
^v . 
Fig.2.1 Circuit Symbol of a Differential Input OA 
v„(*) 
-'VW^* •o*v-
* i ) A( v,^ - v|) A > > 0 
Fig.2.2 Equivalent Circuit Model of Non-Ideal OA 
2.2 OPERATIONAL TRANSCONDUCTANCE AMPLIFER (OTA) 
Operational Transconductance Amplifier (OTA) is basically a differential 
voltage controlled current source (DVCCS) [27]. Its symbolic representation 
is shown in fig2.3 and equivalent circuit is shown in fig.2,4. 
As an active device it has gained wide popularity in the 
realization of electronic circuits mainly because of its availability in 
monolithic IC form. In addition, it has an extra control terminal, which 
provides 1 inear c ontrol o f i ts t ransconductance (gm) w ith t he h elp o f bias 
current (IB) overall several decades. The basic features of an OTA are 
similar to those of operational amplifiers. In general, the OTA-based circuits 
offer advantages of simplicity in design, lower component count, reliable 
high frequency operation and wide-range tenability over the OP amp based 
circuits [2]. The transconductance gain, gm is assumed proportional to IB. 
The proportionahty constant h is dependent on temperature, device geometry 
etc. 
gm =h IB 
The output current is given by 
lo =gni (V1-V2) 
The use of such OTA in filter design find wide applications. 
y-UyrV 
Fig.2.3 operational transconductance amplifier symbol 
' ! • . 
V j ^ ()l.^(vrv, -V,) 
Fig.2.4 operational transconductance amplifier equivalent circuit 
2.3 VOLTAGE AND CURRENT INTEGRATOR SUBCOMPONENTS 
In this section we assume that integrators are reahzed from two 
subcomponents. The first consists of an OA and the second subcomponent is 
transconductor. Here we shall study the different types of such integrators 
[3]. 
2.3.1 Integrating Current to Voltage Converter 
Fig.2.5 consists of an operational amplifier with a feedback capacitor C. Its 
input/output behaviour is given by equation (2.5) 
Vo = - lin /sC (2.5) 
It may be described as an integrating current to voltage converter. Its output 
variable is a voltage and the input variable is a current. It is defined by a 
single parameter C. It is also called a single input/single output integrator. 
Fig.2.5 Single input/output integrator 
2.3.2 Lossy Single Input/Single Output Integrator 
In fig.2.6, an additional resistor Rp is connected to convert the integrator of 
fig2.5,a lossy one. Its input/output behaviour is given by . 
Vo = - lin/sC+Gp (2.6) 
m 
Fig,2.6 Lossy Single input/output integrator 
2.3.3 Transconductor 
Its input/output relation is defined by equation 2.7, 
loi = -l02 = Gn, (Vini-Vi„2) (2.7) 
It may be described as a differential input/ differential output voltage-to-
current converter and is defined by the single parameter Gm, (its 
transconductance). It is referred to as a transconductor with its symbol 
shown in fig 2.7. 
Gm I , 
in2 
• • 
o2 
Fig.2.7 Transconductor 
2.3.4 Differential Input Transconductor 
In fig 2.8 one of the output terminal is grounded, or not present so that there 
is only one output; this will be referred to as a differential input 
transconductor. Its input/output relation is given as 
l0 = Gn,(Vin,-V,n2) (2.8) 
'm 
i^nl 
in2 
+ .. ^ IQ 
Fig.2.8 Differential input transconductor 
2.3.5 Differential Output Transconductor 
In fig.2.9 one of the input terminal is grounded or not present so that there is 
only one input; this will be referred to as a differential output 
transconductor. Its input/output relation is given as . 
loi = -Io2 =G„, Vi„ (2.9) 
'm 
in 
lol 
!o2 
Fig.2.9 Differential output transconductor 
2.3.6 Differential Input Voltage Integrator 
In fig.2.10 shows a differential input voltage integrator formed from a 
cascade of the differential input transconductor and the integrating current to 
voltage converter. It is defined by the following equation. 
Vo = G„, (Vi„rVi„2)/sC (2.10) 
Vlnl 
Vin2 
Figl.lO Differential input voltage integrator 
2.3.7 Lossy Differential Input Voltage Integrator 
In fig.2.11an additional feedback resistor Rp is connected to make the 
integrator lossy. It is defined by . 
Vo = G„ (Vi„rVin2)/SC+GF (2.11) 
Fig.2.11 Lossy differential input voltage integrator 
2.3.8 Differential Output Current Integrator 
In fig.2.12 shows a differential output current integrator formed from a 
cascade of the integrating current-to-voltage converter and a differential 
output transconductor. It is defined by . 
loi =-l02 = Gn, lin/SC (2.12) 
jl Gm 
l in 
> 
Fig.2.12 Differential output current integrator 
2.3.9 Lossy Differential Output Current Integrator 
In fig.2.13, an additional feedback resistor Rp is connected to make the 
integrator lossy. It is defined by . 
loi =-Io2 = G^ Ii„ / sC+GF (2.13) 
Fig.2.13 Lossy differential output current integrator 
2.3.10 Differential Input/ Differential Output Integrator 
By forming a cascade of a differential input transconductor, an integrating 
current-to-voltage converter and a differential output transconductor, as 
shown in fig.2.14, we obtain a differential input/differential output 
integrator. For this integrator, the input variables are voltages and the output 
variables are currents. The input/output relationship is . 
loi = -l02 = ( G„„ G„^ ) (Vinl-Vin2) / sC (2 .14) 
Vml 
Gml Om2 
^ l o 2 
Fig.2.14 Differential input/differential output integrator 
2.3.11 Lossy Differential Input/ Differential Output Integrator 
In fig 2.15 an additional feedback resistor Rp is connected to make the 
integrator of fig2.14 lossy. It is then defined by . 
loi = -l02 (G„„ Gn,2) (Vi„i-Vi„2) /SC+GF (2.15) 
Gml 
V inl 
V; in2 
I -^VWMV-
4^ 
r^ 
Gm2 
- < I o 2 
Fig.2.15 Lossy differential input/differential output integrator 
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Chapter-3 
Signal Flow Graph (SFG) Technique Based Active Filter 
Realizations 
3.0 INTRODUCTION 
In this chapter we shall study the LC ladder simulation by signal flow graphs 
using this process we study the active realization of low pass ladder (A-
type). We shall also discuss maximization of dynamic range. This method is 
valid for any signal flow graph realization. It is based on the fact that in a 
flow graph all signal inside a closed contour are scaled by a number m 
without affecting the remainder of the graph, if all signals into contour are 
multiplied by m and all signal leaving the contour are divided by m, so that 
every out put peak of the active circuit of the low pass ladder will be the 
same point. 
Finally, we shall study the active realization of low pass ladder filter 
using ladder (B- type). 
3.1 LC LADDER SIMULATION BY SIGNAL FLOW GRAPHS 
Consider a section of ladder as shown in fig 3.1. The I-V relationships for 
the ladder arms is as follows; 
In-2 - In-3-In-l Vn.2 = Zn-2 In-2 = Zn-2 (In-3-In-l) 
Vn-1 = Vn.2-Vn In-1 = Y„ . , ¥ „ - ! = Y„ . , (Vn . j -Vn) 
In ~ ln-l-In+1 V „ = Zn In = Zn(In-l-In+l) 
V„+, = V„-Vn+2 U l = Y„+, Vn+, = Yn^i (Vn-Vn+2) 
In+2~In+l"ln+3 Vn+2 - Zn+2 IN+2 ~ Zn+2 (In+1 "In+s) ( 3 • 1) 
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Fi^ 5./ Section Of a Ladder Network 
In the active simulation of this circuit, all currents and voltages are to be 
represented as voltage signals [4]. 
We use a resistive scaling factor R as shown in one of these 
equations as an example; 
In R = In-l R - In+l R , V n = Zn In R / R = Zn(In-l R-In+1 R ) / R 
And introduce the notation 
IK R = ik, VK =Vk, ZK/R = Zk, YK R = yk (3.2) 
The lower case symbols are used to represent the scaled quantities. 
ZK and YK are now dimensionless voltage transfer functions and that both 
ik and Vk are voltages. 
With eq. 3.2, eq group 3.1 takes on the following form; 
in-2 = in-3-ln-l Vn.2 = Zn.2 in-2 = Zn.2 (in-3-in-l) 
Vn-1 = Vn-2-Vn in-l = yn-1 Vn-i = yn-1 (Vn-2-Vn) 
l n ~ ln-l-ln+1 Vn — Zn In — Zn ( in-r in+l) 
Vn+1 = Vn-Vn+2 V l = Yn+l ^n+l = Yn+l K - V n + z ) 
W = W l - U Vn.2 = Zn.2 in.2 = Z„.2 ( i n ^ r U ) ( 3 - 3 ) 
The flow diagram in fig3.2 (a) with the indicated interconnections gives the 
realization of the ladder section of fig3.1. 
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Fig 3.2(a) Signal Flow Graph Block Diagram Representation Of The 
Ladder Section In Fig 3.1 (b) Transformation Resulting In Only Positive 
Input Summers 
Assuming in.3 to be the input, Vn+2 the output, and in+3 = 0, the function 
reaHzed by the graph in fig 3.2(b) can be shown to equal; 
Vn+2/I„-3 = Zn+2 Yn+i Z„ ¥„., Zn.2/(1+D,) (1 + D2/I+D,) 
(1 + D3/I + D2/I + Di)(l + D4/I + D3/I + D2/I + Di) (3.4) 
Where Di = ¥„+, Zn+2, D2 = Zn ¥„+,, D3 = Y„.i Zn, D4 = Z„.2 ¥„., 
This expression shows quite clearly that the transfer function poles can be 
expected to be accurate if all loop gains are realized correctly. It serves as a 
guide in implementation of general signal flow graph filters [4]. 
3.2 ACTIVE REALIZATION OF LOWPASS LADDER, A-TYPE 
Let us consider a six-order all pole low pass filter This circuit is realized by 
an LC ladder with three series inductors and three shunt capacitors along 
with two terminating resistors as shown in fig3.3. 
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Fig.3.3 A-Type Six-Order Low Pass Ladder 
Let us normalize all the elements by dividing them by a scaling 
resistor R and label. 
CiR =Ci, Li/R =li, Ri/R = r /g i , Ij R =ii, Vj =Vi (3.5) 
With this notation, the required equations are, 
-Vi = -iin K+ (-i2)/SCi+gs 
- i2= V2 = -Vi+V3/sl2 
V3 = -(-i2)+i4/sC3 
i4 = V4 = V3+(-V5)/sl4 
-V5 = -i4+(-i6)/SC5 
-i6 = V6 = -Vs/slfi+rl (3.6) 
The corresponding signal flow graph implementation is shown in fig3.4. 
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FigJJFlow Diagram Of The Ladder Of Fig 3.3 
We have introduced an arbitrary constant K at the input, which multipUes all 
signals by K and permits us there by to realize in the active circuit the 
prescribed transfer function with a gain K [4,14]. 
In fig 3.4, the internal ladder arms are realized by loss less integrators 
(RF=OC) whereas the two end branches require lossy integrators (Rp finite) in 
order to account for load resistors [4]. Hence, the ladder simulation consists 
of a number of two-integrator loops, containing an inverting and a non 
inverting integrator each. Two such active integrators are shown in fig 3.5, 
they realize; 
VO = ± G I V I + G 2 V 2 / S C + GF 
Vo = [Ra Vi/R, + Ra V2 R2] /sCRa + Op Ra (3.7) 
Where the (-) sign is vahd for the inverting lossy miller integrator and the 
(+) sign must be used for the phase-lead integrator. 
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Fi^ 3,5 Inverting (a) And Non-Inverting (b) Summing Lossy Integrators, 
Thus, it remains only to interconnect the appropriate versions of fig 3.5 in 
the manner prescribed in fig 3.4 to arrive at the final circuit shown in fig 3.6. 
Fig.3,6 TypeA-I Active Realization Of The LC Ladder OfFig,3,3 (Type -
A) 
All capacitors are chosen equal. For finding the values of the resistors 
from the known components of the LC ladder requires comparing the 
equations realized by fig3.6 with the corresponding eq3.6, that describe the 
original ladder, as given below; 
-Vi==Go (Vin) + G2 (V2) / sC + G n ^ - K iin+(-i2)/ sc, + gs 
=- K ii„+(-i2) / sCiR+R/Rs 3.8(a) 
-12 = V2 = G, (vi) + G3 (v3)/sC —> -vi + V3/ SI2 = -V1+V3/SL2/R 3.8(b) 
V3 =-G4 (V2)+G6 V4/SC —> -(-i2)+i4/sc3 = -(-i2)+i4/sC3 R 3.8© 
i4 = V4 = G5 V3+G7 (V5)/SC —> V3+(-V5)/sl4 = V3+(-V5)/sL4/R 3.8(d) 
-V5 = -Gg V4+ Gio (v6)/sC ^-i4+(-i6)/sc5 = -i4+(-i6)/sC5 R 3.8(e) 
-i6 = V6 = G9 (v5)/sC+G,2 —> -vs/sle+rl = -Vs/sLg/R + RL/R 3.8(f) 
for component values of the active circuit, we scale the impedance level of 
each integrator by a suitable chosen resistor Rai (Rai may be different for 
each integrator; this will allow us to chose equal capacitor throughout the 
active circuit)[4]. 
Consideration of the equality of the time constants in eq 3.8 (a) to 3.8(f). 
Rai/Ro = K 
Rai/R2 = 1, CRi = C, Rp, Rai/R, 1 = Rp/Rs 
Thus, 
Ra, = C,/C Rp, Ro = Ra, /K 
R2 = Rai Rn = RsRai/Rp 
Similarly, from the second integrator 
CRa2 = Lj/Rp, Ra2 = L2/C Rp 
Ri = Ra2 R3 =6 Ra2 
We obtain from integrators 3,4,5 and 6; 
Ra3 = C3/C Rp, R4 = Ras, Re = Raa 
Ra4 = L4/C Rp R5 = Ra4, R? = Ra4 
Ras = C5/C Rp, Rg = Ras Rio = Ras 
Rae = Le/C Rp R9 = Rag Ri 2 = Rae RP/RL 
3.3 MAXIMIZATION OF DYNAMIC RANGE 
We know that a scale factor can be inserted into each signal line as long as 
the loop gains are not changed. Employing signal-level scaling in this 
manner will not change the transfer fimction except for an overall gain factor 
[23]. The procedure is illustrated in the flow diagram in fig 3.7, where we 
have employed the scale factors a, p, y, 5 and 8 to the diagram of fig 3.4, 
with the output voltage prescribed by the given transfer function [4]. 
Fig.3.7 Illustrating Dynamic Range Scaling For A Signal-Flow Graph 
Simulation of A Low Pass Filter 
From fig 3.4 
-V5 = -ie (sl6+rl) 
Assume that the maximum of the voltage-vs is a times as large as the 
maximum of-ie i.e. 
maxlvj =max{|ij Vrl^ +((ol6)^ } 
maxlvj =amax|i j 
a = maxi V5I /maxlij (3.9) 
Clearly, multiplying the integrator gain by a equates the two maxima, 
max IV5I = max {I iel Vrl^ +((ol6)^ }= a max I ij /a = maxI ij 
For finding the maxima, the signals are evaluated in 0<co<oc. 
For loop gain constant, we multiply -ie byl/a before adding this 
signal to U to form -V5. Assume that the maximum of i4 is |3 times as large as 
that of-V5, we multiply 14 by p and correct the loop gain by multiplying -V5 
by 1/p before adding it to V3. Maximum of V3 is y times as large as that of i4, 
we multiply V3 by y and correct the loop gain by multiplying i4 by l/y before 
adding it to-i2 . Maximum of-i2 is 6 times as large as that of V3, we 
multiply -12 by 5 and correct the loop gain by multiplying V3 by 1/5 before 
adding it to -vi. At this point, all signals to the right of -vi have equal 
maxima [4]. 
If now the maximum of-Vi is E times as large as the remaining 
(already equalized) maxima, we scale -Vi by e and correct the loop gain by a 
scale factor 1/E. 
This process has multiplied the total transfer function by a, p, y, 
5, 8 and we can correct the gain by rescaling the factor K appropriately as 
shown in fig 3.7. 
Here, P = maxi iJ /maxl V5I (3.10) 
Y = maxl V3I /maxl iJ (3.11) 
6 = maxl ij /maxl V3I (3.12) 
8 = maxl vj /maxl ij (3.13) 
The factor a,P, y, 5 and 8 are found fi-om eq.3.9 to 3.13 i.e. we 
note the every output peak of the active circuit of the six-order low pass 
ladder and obtain a, P, y, 5, 8 . 
Any ladder analysis program can also be used to compute the 
relevant maxima. The scale factors affect the element values in the active 
realization. Hence, from fig 3.7; 
V,=JG0 (Vin) + G2 (V2) / SC + G „ ^ ^ 
- K iin/aPySe +(- izVs / sCi R + R/Rs 3.14(a) 
-\2 = V2 = G, (vi) + G3 (V3) / sC —> -v,e + V3/6 / SL2R 3.14(b) 
V3=jG4(v2) + G6V4/sC—^ -(-125) + i^ Y / SC3 R 3.14© 
i4 = V4 = G5 V3 + G7 (-V5) / sC —> V3Y + (-V5)/|3 / SL4/R 3.14 (d) 
V5 = -Gg V4+ Gio (ve) / sC - ^ -u^ + (-i6)/a / sCs R 3.14 (e) 
-i6 = V6 = G9 (vs) / sC + G12 —> -vsa / sLg/R + RL/R 3.14 (f) 
Thus, we find component values by comparing the elements in the active 
simulation with the required coefficients in the signal flow graph; 
For component values of the active circuit, we scale the 
impedance level of each integrator by a suitable chosen resistor Rai (Rai 
may be different for each integrator; this will allow us to choose equal 
capacitors throughout the active circuit), 
Ra,/Ro = K/apY58 
Ra,/R2 = 1/8, CRi = Ci Rp, Rai/Rj 1 = Rp/Rs 
Thus, 
Rai = C,/C Rp, Ro = Rai a(3Y§e /K 
R2 = sRa, R„ = RsRa,/Rp 
Similarly, from the second integrator 
CRa2 = Lz/Rp, Ra2 = L2/C Rp 
Ri = Ra2/e R3 =5 Ra2 
We obtain from integrators 3,4,5 and 6; 
Ra3 = C3/C Rp, R4 = Ras/S, R6 = yRaj 
Ra4 = L4/C Rp R5 = RaVy, R? = P Ra4 
Ras = C5/C Rp, Rg = Ras/p Rio = a Raj 
Ra6 = Lfi/C Rp R9 = Rae/a Ri 2 = Ra6 RP/RL 
The circuit of fig 3.6 shall now have new values as per above expressions. 
For the purpose of categorization, we call it type A-2 circuit. 
This method is entirely general and is valid for any signal flow graph 
realization. It is based on the fact that in a flow graph all signals inside a 
closed contour are scaled by a number m without affecting the remainder of 
the graph, if all signals into the contour are multiplied by m and all signals 
leaving the contour are divided by m. Thus, for example, within the contour 
C in fig3.8, the signals -ie = Vout and -V5 are increased by p. 
3.4 ACTIVE REALISATION OF LOW PASS LADDER( B TYPE) 
Consider a sixth-order all pole low pass ladder in fig.3.8. It is described by 
following equations; 
V, = V0-V2 V3 = V2-V4 V5 = V4-V6 (3.15) 
I2 = I1-I3 I4 = I3-I5 l6 = I5-I7 = I5 (3.16) 
Where output current I7 is assumed to be zero. 
V-I relationships for the series and shunt branches of the ladder are; 
Ii = Vi/sLi+Rs I3 = V3/SL3 I5 = V5/SL5 (3.17) 
V2 = I2/SC2 V4 = I4/SC4 V 6 = I 6 / S C 6 + G L (3.18) 
•7 
• * — o 
Q ^ \ 
Fig.3.8 Type-By A Six-Order LCLow Pass Ladder 
In the general ladder of fig3.9, we have labeled the components in the series 
branches by admittances Yi and those in the shunt branches by impedances 
Zi. The ladder is described by the equations (3.19) to (3.24) 
Ii = Yi (V0-V2) (3.19) 
•^2 = Z2 (1,-13) (3.20) 
I3 = Y3 (V2-V4) (3.21) 
V4 = Z4 (I3-I5) (3.22) 
I5 = Y5 (V4-V6) (3.23) 
V6 = Z6 (I5-I7) = Z615 (3.24) 
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Fig3.9 The Ladder OfFig3.8 With General Immittances In The Ladder 
Arms 
For direct realization of these equations with OP-amp circuits: 
Both the inputs and the outputs of our OP-amp based circuits are voltages 
and not currents. 
It is much easier for OP-amp circuits that sum the signals rather than ones 
that take their difference 
The first problem is solved easily by scaling the equations by a resistor Rp. 
We obtain from eq.3.19 to 3.24 
Rp Ii = Rp Yi (V0-V2) ^ v„ = ty, (V0-V2) (3.25) 
V2 = Z2(Rp Ii-Rp I3) /Rp ^ V2 = tz2 (V11-V13) (3.26) 
Rp I3 = Rp Y3 (V2-V4) —> vi3 = tvs (V2-V4) (3.27) 
V4 = Z4 (Rp Is-Rp l5)/Rp - ^ V4 =tz4 (V13-V15) (3.28) 
Rp I5 = Rp Y5 (V4-V6) - ^ vi5 = tY5 (V4-V6) (3.29) 
V6 = Z6 (I5) Rp/Rp - ^ vi5 = tz6 v,5 (3.30) 
In this manner we have converted all quantities to voltages and have solved 
the first difficulty [8,24]. 
The second issue we need to address is that of performing sums 
rather than taking differences i.e. we prefer to deal with the six equations: 
vii = tvi [Vo + (-V2)] V2 =tz2 [Vii+(-Vi3)] Vi3 = tY3 [V2+(-V4)] (3.31) 
V4 =tz4 [Vl3+ (-V15)] Vi5 = tY5 [V4+ ("Ve)] Vg =tz6 V15 (3.32) 
Where we sum VQ to (-V2), Vn to (-Vo), and so on. 
To accomplish this without the need for an inverter for each voltage, we 
choose to use those transfer functions that arise from the impedances Zj as 
inverting i.e., 
From eq. 3.31 and3.32 we replace Tzj by -Tzj, 
VII = tvi [Vo+(-V2)] -V2 = -tz2 [Vll+(-Vi3)] "Vo = tys [(-V2)+V4] (3 .33) 
V4 =- tz4 [(-Vl3)+Vi5] Vi5 = tY5 [V4+(-V6)] -Vg =- t z6 V15 (3 .34) 
The operations needed to construct a block diagram in fig 3.10 
Using the symbolism in fig 3.10(a), we can construct the diagram in fig 3.11 
to realize eq. 3.33 and 3.34. 
The voltages V2, v^ And Ve in all equations are negative so that 
only summers are needed in the block diagram representation of fig 3.11. 
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FigS.lO Block Diagram Symbols (a) And Signal Flow Graph Notation (b) 
Of The Elements Necessary To Implement Eq. (3.33) And (3.34) 
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Now consider the actual implementation of the circuit. 
From eq 3.17 and 3.18 we have, 
Y, = 1/sLi+Rs, Z2= I/SC2, Y3= I/SL3, Z4 = I/SC4, Y5 = I/SL5, 
Z 6 - 1 /SC6+GL (3.35) 
The transfer functions for the signal flow graph with the signs agreed to for 
eq 3.33and 3.34. We scaled all impedances by some resistor. 
The result is, 
tYi = Rp Yi = Rp / sLi +Rs = 1 / sLi/Rp + Rg/Rp = 1/sci+qs (3.36) 
tZ2 = -Z2/RP = -I/SC2 Rp = -I/SC2 (3.37) 
tY3 = I/SL3 /Rp = 1/s C3 (3.38) 
tZ4= -I/SC4 Rp = -1/8^4 (3.39) 
,Y5 = l/sLs/Rp = 1/SC5 (3.40) 
ae = -1/SC6RP+GL RP = -l/sce+ql (3.41) 
The integrators have the time constants Ci, i = 1,2,3 6. The two-loss terms ql 
and qs in eq 3.36 and 3.41 reflect the source and load resistors. 
In fig.3.5 (a) a feedback resistor Rp is used to make the integrator lossy; then 
V O = - ( V I / R I + V 2 / R 2 ) / S C + G F =-(RaVi/Ri+RaV2/R2) /sCRa+Gp Ra 3.42(a) 
Vo = -(ai V,+a2 V2) /sT+q 3.42(b) 
We may provide two inputs through Ri and R2 and a loss resistor Rp to the 
non-inverting integrator as shown in fig.3.5 (b) 
Vo=+(V,/R,+V2/R2)/sC+Gp =(Ra Vi/Ri+Ra V2/R2) /sCRa+Gp Ra 3.43(a) 
Vo = +(aiVi+a2 V2)/sT+q 3.43(b) 
For the active integrators we have used a scaling resistor Ra. Thus, the 
circuit in fig3.5 scale two voltage by two different coefficients add them, 
and perform an inverting or non-inverting lossy integration of the sum with 
an integration constant c [8]. 
We set Rp = 00 and R2 = 00 we obtain loss less integrators with a 
single input combining our results, we have from eq 3.33 and 3.36 to 3.41. 
vii =[vo+(-V2)] /sLi/Rp + Rs/Rp = Vo+(-V2)/sT, +qs 3.44(a) 
-Vi3 =[(-V2)+V4] /sLs/Rp = (-V2)+V4/SC3 3.44(b) 
vi5 =[v4+(-V6)] /sLs /Rp = V4+(-V6)/sc5 3.44© 
Which can be realized by the non inverting integrator in fig.3.5 (b), and 
-V2= -[vii+(-Vi3)] /sCi Rp = -vii+(-Vi3)/sc2 3.45(a) 
v4 = -[(-Vl3)+Vl5] /SC4RP = -(-Vi3)+Vi5/Sc;4 3.45(b) 
-V6 = -(V15)/ sC6 RP+GL Rp = -Vi5/sc6+ql 3.45© 
Which are reaHzed by the inverting integrator in fig.3.5 (a). The resulting 
circuit is shown in fig.3.12. 
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Fig 3.12 B-1 Type Active Realization Of The Passive LC Low Pass Ladder 
OfFig3.9(TypeB) 
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Chapter-4 
Polynomial Filter Realization Using Current And Voltage 
Integrators 
4.0 INTRODUCTION 
In this chapter we shall study the filter realization using three 
integrators such as; differential input voltage integrator, differential 
output current integrator, differential input/differential output 
integrator. For the three integrators, there is a one-to-one 
correspondence between the time constant of each integrator and the 
value of an inductor or capacitor in the LCR filter, leads to a minimum 
sensitivity. Such integrator defined by a single parameter, i.e. time 
constant, are referred to as canonic. 
The lower the sensitivity of the circuit, the less will its performance 
deviate because of element changes. The lower the sensitivity the less 
stringent will the requirements on the components and accordingly, the 
circuit becomes cheaper to manufacture. 
Finally, we shall study the generalized realization for 
implementing active filters. 
4.1 Filter Realization Using Differential Input Voltage Integrator 
In chapter 3 the ladder equations (3.19) to (3.24) are realizing an active 
filter using differential input integrators, which itself is a cascade of a 
transconductor and an integrating current to voltage converter, a proper 
adaptation is to be made for this case [8]. 
For direct realization of these equations,firstly, we can solve the equations, 
usually by scaling the equations by the resistor Rp. We obtained from eq 
3.19 
Rp I,=Rp Yi (V1N-V2) —>V„ =tyi (Vin-V2) (4.1) 
In this equation we labeled Rp Ii (which is now a voltage) by the 
lower-case symbol vn and retained the subscript i because it is a voltage but 
since it was derived from current in the circuit, we label all voltages in the 
normalized circuit by lower case v. The dimensionless quantity Rp Yi we 
labeled tyibecause it is now a transfer fiinction tyi = Vii/(vin-V2). In a similar 
fashion we obtain from eqs. (3.20) to (3.24), 
V2 = Z2 (Rp Ii-Rp I3) /Rp ^ V 2 = t^ (VII-VB) (4.2) 
Rp I3 = Rp Y3 (V2-V4) - ^ Vi3 = ty3(V2-V4) (4.3) 
V4 = Z4(Rp 13-Rp I5) /Rp ^  V4 = t,4 (V13-V15) (4.4) 
Rp I5 = Rp Y5 (V4-V6) —» V15= ty5 (V4-V6) (4.5) 
V6 = Zeih) Rp /Rp ^ V6 = tz6 vi5 (4.6) 
At this time we have converted all quantities to voltages and have 
solved the first difficulty. 
Secondly, the problem which needs considerable attention is that 
we are using differential input integrator, which requires the two inputs with 
a (+) sign in all these six equations. Hence while forming an actual circuit 
care is to be taken to get the output voltage from each integrator with a (+) 
sign. 
Eq. (4.1) to (4.6) are now rewritten in a summation form below; 
Vll = tyi [Vin+(-V2)], V2 = t^ 2 [Vii+(-Vi3)], V13 = ty3 [V2+(-V4)] (4 .7) 
V4 = tz4 [Vi3+(-Vi5)], Vi5 = ty5 [V4+(-V6)], Vg = 1^ 6 V15 (4.8) 
To get a (+) sign in the voltage, currents and voltages in the transconductor 
and current to voltage converter were considered carefully. The block 
diagram realization of these equation (4.7) to (4.8) is shown in fig 4.1. 
vr^  
] IS l^ fi 
< 4 >®*—ir 
Viy 
LWffJ 
T 
Vfi' 
Fig.4.1 Block Diagram Realization Of Equation (4.7) To(4.8) 
For realization of eq (4.7) and (4.8) we considered differential input 
voltage integrator and lossy differential input voltage integrator. For 
differential input voltage integrator, we use eq2.10 and we get, 
Vo = G„,(V.„rVi„2)/sC 
Vo= (VinrVin2)/sC R„, (4.9) 
For lossy differential input voltage integrator, we use eq2.11 and we get, 
Vo = Gn,(Vini-Vin2)/sC+ Gp 
Vo= (Vinl-Vin2)/sC Rn,+ Op Rn, (4 .10) 
For realization of B-type ladder represented by equation 3.44(a) and 
3.45(c) which was using differential input voltage integrator (eq.2.10) and 
lossy differential input voltage integrator (eq.2.11), we get 
VII = [vo+(-V2)] /sLi/Rp + Rs/Rp = VO+(-V2)/STI +qs (4.11) 
V6= (vi5) /sCe RP+GL Rp = v,5/sc6+ql (4.12) 
Which are realized by the lossy differential input voltage integrator in fig 
(2.11). 
From eq. 3.44(b&c) and 3.45(a&b) we get; 
Vl3 = [(-V2)+V4] /SL3 /Rp = (-V2)+V4/SC3 (4 .13) 
vI5 = [V4+(-V6)] /sLs /Rp = V4+(-V6)/sC5 (4 .14) 
V2 =[Vii+(-Vi3)] /SC2 Rp = V„+(-Vi3)/sC2 (4 .15) 
V4 =[(-Vi3)+V,5] /SC4 Rp = (-VI3)+VI5/SC4 (4 .16) 
Which are realized by the differential input voltage integrator in fig (2.10) 
The resulting circuit is shown in fig (4.2). 
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Fi^ ^.2 Active Realization Of The Low Pass Ladder Of Fig 3.1 Using 
Canonic Voltage Integrators 
This active circuit is used for the reahzation of the same six-order chebyshev 
low pass filter of type B given in chapter 3. 
4.2 Filter Realization Using Differential Output Current Integrator 
In chapter 3 the ladder equations (3.19) to (3.24) are realizing an active 
filter using differential output integrators, which itself is a cascade of an 
integrating current to voltage converter and a transconductor, a proper 
adaptation is to be made for this case [8]. 
For direct realization of these equations, firstly, we can solve the equations 
usually by scaling the equations by the resistor Rp. We obtained fi^om eq 
3.19 
I, = Rp Yi (Vi^ /Rp-Vj/Rp) ^ ii = ty, (ivin-iv2) (4.17) 
In this equation we labeled ViN/Rp(which is now a current) by the 
lower-case symbol ivm , V2/RP (which is now a current) by the lower-case 
symbol iv2 and retained the subscript v because it is a current but since it was 
derived from voltage in the circuit. We label all currents in the normalized 
circuit by lower case i. The dimensionless quantity Rp Yi we labeled 
tyibecause it is now a transfer function tyi = ii/(ivin-iv2)- In a similar fashion 
we obtain from eqs. (3.20) to (3.24). 
V2/Rp= Z2(I,-l3) /Rp - ^ iv2 = tz2 (ii-is) (4.18) 
I3 = Rp Y3 (V2/RP-V4/RP) ^ i3 = ty3 (iv2-iv4) (4.19) 
V4/RP = Z4(l3-l5)/Rp ^ i v 4 = tz4 (is-is) (4.20) 
I5 = Rp Y5 (V4/Rp-V6/Rp) ^ i s = ty5 (iv4-iv6) (4.21) 
Ve/Rp = Zeih) / R P ^ iv6 = tz6 is (4.22) 
At this time we have converted all quantities to currents and have 
solved the first difficulty. 
Secondly, the problem which needs considerable attention, is that 
we are using differential output integrator, which requires the two inputs 
with a (+) sign in all these six equations. Hence while forming an actual 
circuit care is to be taken to get the output current from each integrator with 
a (+) sign. 
From eq. (4.17) to (4.22) we get, the following equations in signal 
summation form; 
ii=tyi[ivin+(-iv2)],iv2=tz2[ii+(-i3)],i3=ty3[iv2+(-iv4)] (4-23) 
iv4=tz4[i3+(-i5)], is = ty5[iv4-iv6)], iv6 = tz6 h ( 4 . 2 4 ) 
To get a (+) sign in the current, currents and voltages in the transconductor 
and current to voltage converter were considered carefully. The block 
diagram realization of this equation (4.23) to (4.24) is shown in fig 4.3. 
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Fig.4.3 Block Diagram Realization Of Equation (4.23) To (4.24) 
For realization of eq (4.23) and (4.24) we considered differential output 
current integrator and lossy differential output current integrator. For 
differential output current integrator, we use eq2.12 and we get, 
loi = -l02 = (Gn, lin / s C ) 
loi = -l02= (lin / s C R n , ) (4.25) 
For lossy differential output current integrator, we use eq2.11 and we get. 
loi = -l02 = (Gm lin / s C + G p ) 
loi = -l02 = (lin /SC Rn^+Gp Rn,) ( 4 . 2 6 ) 
For realization of B-type ladder represented by equation 3.44(a) and 
3.45(c) which was using differential output current integrator (eq.2.12) and 
lossy differential output current integrator (eq.2.13), we get 
ii= [ivin+ (-V2)] /sL,/Rp + Rs/Rp = ivin+(-iv2)/sxi+qs (4.27) 
iv6= (is)/ sC6 RP+GL Rp = is/sxa+ql (4.28) 
Which are realized by the lossy differential output current integrator in fig 
2.13. 
From eq. 3.44(b&c) and 3.45(a&b) we get, the following equations in a 
proper form; 
iv2 =[ii+(-i3)] /sC2 Rp = ii+(-i3)/sC2 (4.29) 
i3 = [-iv2+(-iv4)] /sL3 /Rp = iv2+(-iv4)/sc3 (4.30) 
iv4 =[-i3+(-i5)] /sC4 Rp = i3+(-i5)/sC4 (4.31) 
15 = [iv4+(-iv6)] /sLs /Rp = iv4+(-iv6)/sc5 (4.32) 
Which are realized by the differential output current integrator in fig 2.12 
The resulting circuit is shown in fig (4.4), 
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Fig4.4 Active Realization of Low Pass Ladder Of Fig 3.1 Using Canonic 
Current Integrators 
This active circuit is used for the reaUzation of the same six-order 
chebyshev low pass filter of type B given in chapter 3. 
4.3 Filter Realization Using Canonic Voltage/Current Integrator 
In chapter 3 the ladder equations (3.19) to (3.24) are realizing an active 
filter using differential input/differential output integrator which itself is a 
cascade of a differential input transconductor, an integrating current current-
to-voltage converter and a differential output transconductor, a proper 
adaptation is to be made for this case [8]. 
For direct realization of these equations, Firstly, there is no need of scaling 
so we obtained from eq. 3.25 
Ii = Y,(ViN-V2)-^i,=yi(vi„-V2) (4.33) 
In a similar fashion we obtain from eqs. (3.26) to (3.30). 
V2= Z2 (I1-I3) — > V2= Z2(ii-i3) (4.34) 
I3 = Y3 (V2-V4) - ^ i3= y3(v2-V4) (4.35) 
V4 = Z4 (I3-I5) — > V4= Z4 (i3-i5) (4.36) 
I5 = Y5 (V4-V6) - > is = y5(v4-V6) (4.37) 
V6 = Z 6 ( l 5 ) - ^ V 6 = Z 6 i 5 (4.38) 
Secondly, the problem, which needs considerable attention, is that 
we are using differential input/differential output integrator, which requires 
the two inputs with a (+) sign in all these six equations. Hence while 
forming an actual circuit care is to be taken to get the output voltage and 
current from each integrator with a (+) sign. 
Eq. (4.33) to (4.38) we get, are now rewritten in a summation form below; 
il = yi[(Vi„+(-V2)], V2= Z2[(il +(-i3)], i3= y3 [(V2+(-V4)] (4.39) 
V4= Z4[(i3+(-i5)], is = y5[(v4+(-V6)], V6= Zg is (4.40) 
To get a (+) sign in the voltage and current, currents and voltages in the 
transconductor and current to voltage converter were considered carefully. 
The block diagram realization of these equation (4.39) to (4.40) is shown in 
fig 4.5 
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Fig.4.5 Block Diagram Realization of Equation (4.39) To (4.40) 
for realization of eq (4.39) and (4.40) we considered differential 
input/differential output integrator, lossy differential input/differential output 
integrator, integrating current to voltage converter and lossy integrating 
current to voltage converter. 
For differential input/differential output integrator, we use eq2.14 and we 
get, 
loi = -hi = (Gml Grra) (Vinl-Vin2)/sC 
=(Vin,-Vi„2)/sCRn,' (Gn,,=Gn^) (4 .41) 
For lossy differential input/differential output integrator, we use eq2.15 and 
we get, 
loi = -l02 (Gn,l Gn^(V.nl-Vin2)/sC+GF 
=(Vi„l-Vin2)/sCR„,'+GFRn,'(Gn„=Gn^) (4 .42) 
For integrating current to voltage converter, we use eq2. 5 and we get. 
Vo = -( lin /sC) (4.43) 
For lossy integrating current to voltage converter, we use eq2. 6 and we get, 
Vo = -(lin /SC+GF) (4.44) 
for realization of equation (3.44) and (3.45) using differential input/ 
differential output integrator (eq.4.41), lossy differential input/ differential 
output integrator (eq.4.42), integrating current to voltage converter 
(4.43) and lossy integrating current to voltage converter(4.44). 
From eq 3.44(a) we get, 
ii= (Vin-V2)/sLi+Rs (4.45) 
Which are realized by the lossy differential input/differential output 
integrator in fig 2.15.From eq 3.45(a&b) we get, 
V2 = (ii-i3)/sC2 and (4.46) 
V4=(i3-i5)/sC4 (4.47) 
Which are realized by the integrating current to voltage converter in fig 2.5. 
From eq 3.44(b&c) we get, 
i3 = (V2-V4) /SLB and (4.48) 
i5 = (V4-V6) /sLs (4.49) 
Which are realized by the differential input/differential output integrator in 
fig 2.14. 
From eq 3.45© we get, 
V6= (i5)/sC6+gl (4.50) 
Which are realized by the lossy differential input/differential output 
integrator in fig2.15. The resulting circuit is shown in fig (4.6). 
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Fig4.6 Active Realization of the Low Pass Ladder of Fig 3.1 Using 
Canonic Voltage/Current Integrators 
This active circuit is used for the reahzation of the same six-order chebyshev 
low pass filter of type B given in chapter 3. 
4.4 Generalized Filter Realization 
In this section we are using a differential input voltage integrator for the 
realization of the filter. So the process will be the same as in article 4.1. here 
only difference is that we are using a different form of differential input 
voltage integrator, which itself is a cascade of a transconductor and an 
integrating current to voltage converter, as shown in fig 4.8. 
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Fig.4.8 Differential Input Voltage Integrator 
The resulting circuit is shown in fig (4.9). 
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Fig4.9 Filter Realization Using Single Input/ Single Output 
Transconductors 
This active circuit is used for the reahzation of the same six-order chebyshev 
low pass filter of type B given in chapter 3 [4,8,19]. 
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Chapter-5 
Simulation Results 
5.0 INTRODUCTION 
In this chapter we shall study the realization and provide simulation 
results of voltage and current integrators subcomponent i.e. integrating 
current to voltage converter, transconductor, differential input 
transconductor, differential output transconductor, differential input 
integrator, differential output integrator, differential input/differential 
output integrator. 
We shall study realization of ladder A type, realization of active circuit 
of ladder A type, normalized value of inductor, capacitor and resistor, 
component value and parameter practical value with theoretical value 
and study the simulation results. 
We shall also discuss the realization of ladder B type, realization of 
active circuit i.e. based on canonic voltage integrators, based on canonic 
current integrators, b ased o n canonic voltage/current integrators and 
generalized realization. We study the parameter value and compare the 
parameter value with theoretical value and study the simulation results. 
5.1 REALIZATION OF INTEGRATING CURRENT TO VOLTAGE 
CONVERTER AND SIMULATION RESULTS 
Realization of integrating current to voltage converter as shown in fig 2.5 in 
chapter-2 was simulated and its performance is shown in figS.l, where it 
obviously behaves as a low-pass filter. Here we select the following value 
for simplicity; 
C =1.5619U F, lin = lA, and varied frequency f = 10 khz to lOOkhz for the 
purpose of simulation; 
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FigS.l. Simulated performance of integrating current to voltage 
converter (offig 2.5) 
From the simulation we see that theoretical and practical value of output 
voltages are same. 
5.2 REALIZATION OF TRANSCONDUCTOR AND SIMULATION 
RESULTS 
Realization of transconductor was shown in fig 2.7, with its input/output 
relation as; 
loi = - l 0 2 = Gn, (VinrVi„2) ( 5 . 1 ) 
For simulation of transconductor, we have to connect two equal grounded 
resistors (RiandR2) in output terminal of transconductorfor completing the 
flow of current loi and I02 in the output. 
The simulated performance of transconductor is shown in fig5.2. Here we 
select the following value for simplicity; 
Vi„, = Iv, V,n2 = l.lv, G„,= 19.23e-5, Ri = 1.592Meg, R2 = 1.592Meg 
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FigS.2. Simulated performance of transconductor (offig 2.7) 
From the simulation we see that the output current is constant and equal to 
the design value of 19.23UA. 
5.3 REALIZATION OF DIFFERENTIAL INPUT TRANSCONDUCTOR 
AND SIMULATION RESULTS 
Realization of differential input transconductor was shown in fig 2.8. 
For simulation of transconductor, we connect resistor in output terminal of 
differential input transconductor, as discussed in section 5.2. 
The simulated performance of transconductor is shown in fig5.3 . Here we 
select the following value for simplicity; 
Vini= Iv, Vin2= l.lv,Gn,= 19.23e-5, R, = 1.592Meg 
32uA' 
20uA' 
l2uA' 
SUA 
• • • • * • = = : L t •' 1 
lOHz IDOHZ l.OKHz lOKBz 
D Ilrl) 
Fraqutncy 
Fig5.3. Simulated performance of differential input transconductor (of 
fig2.8) 
From the simulation we see that the output current is constant at 19.23UA. 
5.4 REALIZATION OF DIFFERENTIAL OUTPUT TRANSCONDUCTOR 
AND SIMULATION RESULTS 
Realization of differential output transconductor was shown in fig 2.8. 
For simulation of transconductor, we connect two equal resistors in output 
terminal of differential output transconductor as before. 
The simulated performance of transconductor is shown in fig5.4. Here we 
select the following value for simplicity; 
Vi„= Iv, Gn,= 19.23e-5,Ri = 1.592Meg,R2= 1.592Meg 
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FigSJ. Simulated performance of differential output transconductor 
(offig 2.9) 
From the simulation we see that the output currents are constant at 626. InA 
and 630.2nA. 
5.5 REALIZATION OF DIFFERENTIAL INPUT INTEGRATOR 
AND SIMULATION RESULTS 
Realization of differential input integrator was shown in fig 2.10, with its 
input/output relation as; 
Vo = G^(Vi„,-Vin2)/sC (5.2) 
The simulated performance of transconductor is shown in fig5.5. A low-pass 
filter characteristics is obtained. Here we selected the following values 
C = O.OIU F, Vini = Iv, Vin2 = 1.5v, G„, = 19.23e-5 and varied input 
frequency from lOkhz to IMeghz. 
Table for the output voltage of differential input integrator 
showing theoretical and experimental values is given 
below; 
FREQUENCY 
lOKHZ 
30KHZ 
50KHZ 
OUTPUT VOLTAGE 
THEORETICAL 
VALUE 
151mV 
51mV 
35mV 
PRACTICAL 
VALUE 
151mV 
51mV 
35mV 
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FigS.S. Simulated performance of differential input integrator(of 
fig 2.10) 
From the table and the simulation we see that theoretical and practical value 
of output voltages are same. 
5.6 REALIZATION OF DIFFERENTIAL OUTPUT INTEGRATOR AND 
SIMULATION RESULTS 
Realization of differential output integrator was shown in fig 2.12, 
The simulated performance of transconductor is shown in fig5.6 . Here we 
select the following values 
C =1.5619U F, lin = =1A, Rj = 1.592K, Rj = 1.592k Gn, = 19.23e-5 and 
varying frequency f = lOkhz to lOOkhz 
Table for the output current of differential output integrator 
showing theoretical and experimental values is given 
below; 
FREQUENCY 
lOKHZ 
30KHZ 
50KHZ 
OUTPUT CURRENT 
THEORETICAL 
VALUE 
L95mA 
.68mA 
.39mA 
PRACTICAL 
VALUE 
L91mA 
.68mA 
.39mA 
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Fig5.6. Simulated performance of differential output integrator(of 
fig 2.12) 
From the table and the simulation we see that theoretical and practical value 
of output currents are same. 
5.7 REALIZATION OF DIFFERENTIAL INPUT/DIFFERENTIAL 
OUTPUT INTEGRATOR AND SIMULATION RESULTS 
Realization of differential input/ differential output integrator was shown in 
fig 2.14, with its input/output relation as; 
loi = -Io2 = G„,i G„ (^Vini-Vi„2)/sC (5.3) 
For simulation of differential output integrator, we connect two resistors in 
output terminal of differential input/ differential output integrator. 
The simulated performance of transconductor is shown in fig5.7 low-pass 
filter is obtained. Here we select the following value for simplicity; 
C =1.5619U F, Vini = Iv, Vina = 1.5v, Ri = 1.592K, R2 = 1.592k 
Gn,= 19.23e-5 
Table for the output current of differential input/ differential output 
integrator showing theoretical and experimental values is given 
below; 
FREQUENCY 
lOKHZ 
30KHZ 
50KHZ 
OUTPUT CURRENT 
THEORETICAL 
VALUE 
188nA 
63nA 
39nA 
PRACTICAL 
VALUE 
188nA 
63nA 
39nA 
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Fig5.7. Simulated performance of differential input/ differential output 
integrator(offig 2.14) 
From the table and the simulation we see that theoretical and practical value 
of output currents are same. 
5.8 REALIZATION OF LADDER A TYPE AND SIMULATION 
RESULTS 
In the whole project, six-order filter has been selected and realized using 
different kind of alternatives and techniques. To begin with a six-order filter 
approximated by chebyshev function is selected [9]. Reason for this 
selection is that it is a suitable order (6) neither low nor high and it is 
suitable for many types of schemes with current mode filters. The passive 
filter with IdB ripple is the pass band shall have the following values for COQ 
= 21.352krad/sec. 
Rs = 1000, C, = 100.87nF, L2 = Sl.TmH, C3 = 143.40nF, U = 53.9mH, C5 = 
1337.47nF, U = 37.9mH, RL = 375.98. 
These are standard values at this frequency. Using these component values, a 
low-pass filter is obtained whose simulated response is as shown in fig 5.8. 
The ladder's dc gain = RL/ RS+RL = 0.2733 
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Fig5.8. Simulated performance of A type ladder 
TABLE FOR PARAMETER VALUE OF SIMULATED PASSIVE 
LADDER OF FIG 5.8; 
PARAMETER 
A„ax(dB) 
8(dB) 
cockhz 
THEORETICAL 
VALUE 
1 
.5088 
3.4 
PRACTICAL VALUE 
First peak 
31v 
First trough 
27.9v 
.91514982 
.4843221074 
3.41 
First peak 
31v 
Second trough 
27.8v 
.94633796 
.4934223947 
3.41 
5.9 REALIZATION OF TYPE A-1 ACTIVE CIRCUIT OF THE 
PASSIVE LADDER A TYPE AND SIMULATION RESULTS 
For component value of active circuit, we calculate normalized value of 
inductor, capacitor and resistor using following relations; 
L* = bL/a (5.4) 
C*= C/ab (5.5) 
R* = br (5.6) 
Where, standard values are the scaled or denormalized values and 
b = Impedance scaling factor 
and a = Frequency scaling factor, 
so we get the normalized values of inductor, capacitor and resistor as given 
below; 
Rs* = 1, Ci* = 2.153776nF, L2* = 1.103mH, C3* = 3.0618768nF, L4* = 
1.15087mH, C5* = 2.935nF, U* = 0.8092mH, RL * = 0.37598. 
Using these values we obtain the component values of active circuit by 
comparing the equations 3.7 with 3.8(a) to 3.8(f) as given below; 
When the transfer function from eq 3.8(f) is in terms of inductor and 
integrator in the form of eq 3.7, then the denormalized value of inductor will 
be Li Rs/coc [8]. 
When the transfer function from eq 3.8(a) is in terms of capacitor and 
integrator in the form of eq 3.7, then the denormalized value of capacitor 
will be Ci/RsCOc . 
Ro = 10.09K, Rl =5.16K, R2 = 10.08K, R3 = 5.16K, R4 = 14.34K R5 = 
5.38K, R6 = 14.43, R7 = 5.38K, Rg = 13.74K, R9 = 3.78K, R,o= 13.74K, R„ 
= 10.08K, R,2 = 14.24K, C = lOnF, r = Ik (5.7) 
These are the component values before maximization of active circuit shown 
in fig 3.7 (shall be discussed later). The simulated performance of type A-1 
active realization of the passive ladder before maximization is shown fig. 
5.9,whereitobviouslybehavesasalowpassfilter. 
i.OtH-
O.SBV' 
I.SKEt S.OtRz 
fteqiMiicy 
Fig5.9. Simulated performance of active circuit of the passive LC ladder 
A-1 type before maximization 
TABLE FOR PARAMETER VALUE OF SIMULATED ACTIVE 
CIRCUIT OF FIG 5.9; 
PARAMETER 
Anux(clB) 
8(dB) 
©ckhz 
THEORETICAL 
VALUE 
1 
.5088471399 
3.4 
PRACTICAI 
First peak 
.95mv 
First trough 
.8mv 
1.49267236 
.6404344214 
3.42 
. VALUE 
First peak 
.95mv 
Second trough 
.83mv 
1.17291026 
.5568298804 
3.42 
Using these component value in eq 5.7, we obtained the maximization of 
dynamic range by introducing the scale factor a, P, y, 5 and 8, so that every 
output peak of the active circuit will be the same point. 
The factor a, P, y, 6 and 8 are found using eq. (3.9) to (3.13)i.e. we 
note the every output peak of the active of the six- order low pass ladder and 
obtain a, p, y, 5 and 8. 
Now, the changed component values will be as given below; 
Ro = 2.63K, Ri = 9.32K, R2 = 5.60K, R3 = 8.32K, R4 = 8.91K R5 = 8.18K, 
R6 = 9.39, R7 = 10.08K, Rg = 7.31K, R9 = 4.37K, Rio = 11.90K, R„ = 
10.09K, R12 = 10.08K, C = lOnF, r = Ik 
These are the component value of active circuit after maximization. 
The simulated performance of type A-2 active realization of the 
passive LC ladder of fig. 3.3 (type-A) after maximization is shown in fig 
5.10. 
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FigS.lO. Simulated performance of active circuit of the passive 
ladder A-2 type after maximization 
From fig 5,10 we see that the every output peak of the active circuit 
of the six-order low pass ladder are the same point. 
TABLE FOR PARAMETER VALUE OF SIMULATED ACTIVE 
CIRCUIT OF FIG 5.10; 
PARAMETER 
An^(dB) 
8(dB) 
©ckhz 
THEORETICAL 
VALUE 
1 
.5088471399 
3.4 
PRACTICAL VALUE 
First peak 
140.9mv 
First trough 
130.3mv 
..67933154 
.4114843827 
First peak 
140.9mv 
Second trough 
130.2mv 
.68600018 
.413662035 
3.43 3.43 
5.10 REALIZATION OF LADDER B TYPE AND SIMULATION 
RESULTS 
We consider the realization of our ladder lowpass filter obtained. The filter 
is particularly, designed to realize a six-order chebyshev response with a cut-
off frequency 3.15khz shown in fig 5.11 [ 11 ] 
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Fig5.ll Simulated performance ofB type ladder 
We calculate the normalized value of inductor, capacitor and resistor by the 
eq. (5.4) (5.5) (5.6). 
Simulation results for ladder shown in fig (5.11), where we take; 
Li = 1.1681, C2= 1.4040, L3 = 2.0562, €4= 1.5171, L5= 1.9028, 
C6 = 0.8618 and Rs= 1.2K, coc = 20K rad/sec, C = 10"^  F. (5.8) 
These are the standard value of six-order chebyshev low pass filter with .Idb 
ripple widths. We take these values (reference-Design of analog filters by 
Rolf Schaumann Mac E.Van Valkenburg). 
Using these values in eq 5.8, we calculate the normalized value of 
inductor, capacitor and resistor as given below by table; 
TABLE FOR PARAMETER VALUE OF PASSIVE LADDER 
PARAMETER 
Lr 
c; 
u* 
c: 
w 
Ce' 
Rs' 
RL' 
CALCULATED VALUE 
70.086 mH 
58.5 nF 
123.372 mH 
63.2 nF 
114.168 mH 
35.90 nF 
1.2KQ 
885.36Q 
From fig 5.11 we calculate the practical value of Amax, e and coc which are 
given by the formula [9] 
A„,ax(dB ) = 20 log V2A ,^ (5.9) 
V2 = Maximum value of voltage 
Vi = Minimum value of voltage 
8 = VlO '^™ '^°-l (5.10) 
TABLE FOR PARAMETER VALUE OF SIMULATED PASSIVE 
LADDER; 
PARAMETER 
Amax(ciB) 
8(dB) 
cockhz 
THEORETICAL 
VALUE 
.1 
.1562 
3.1847 
PRACTICAL VALUE 
First peak 
42.3mv 
First trough 
40.95mv 
.30296612 
0.2687961596 
3.15 
First peak 
42.3mv 
Second trough 
39.7mv 
.5509972 
0.3677792658 
3.15 
5.11 REALIZATION OF TYPE B-1 ACTIVE CIRCUIT OF THE 
PASSIVE LADDER B TYPE AND SIMULATION RESULTS 
Using the standard value of six-order B type ladder we calculate the 
component value of B-1 type active circuit. For component value we 
compare the eq.(3.36) to (3.41) with the corresponding numerical value 
equations as given below; 
Ri = 2K, R2 = 2K, R3 = 33K, R4 = 33K, R5 = 3.6K, R^  = 3.6k, R7 = 30K, Rg 
= 30K, R9 = 3.3K, Rio = 3.3kK, R„ = 6.9K, R12 = 3.9K, C = 0.5nF, 
r = Ik, coc = 340krad/sec 
The simulated performance of B-1 type active circuit of the passive ladder B 
type ladder is shown in fig. 5.12. 
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Fig5.12. Simulated performance of active circuit of the passive ladder 
B-1 type. 
TABLE FOR PARAMETER VALUE OF SIMULATED ACTIVE 
CIRCUIT OF FIG 5.12. 
PARAMETER 
Amax (dB) 
8(dB) 
(Ockhz 
THEORETICAL 
VALUE 
.1 
.1562 
54.140127 
PRACTICAI 
First peak 
44mv 
First trough 
43mv 
0.1996844 
.0395713 
54.15 
.VALUE 
First peak 
44mv 
Second trough 
43.8mv 
.2169157819 
.09567270144 
54.15 
5.12 REALIZATION OF ACTIVE CIRCUIT AND SIMULATION 
RESULTS (BASED ON CANONIC VOLTAGE 
INTEGRATORS) 
We consider the realization of active circuit, lowpass filter is obtained. The 
filter is particularly, designed to realize a six-order chebyshev response with 
a cut-off fi-equency 3.19khz shown in fig 5.13.[11]. 
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Fig5.13. Simulated performance of active circuit based on canonic voltage 
integrator 
We calculate the parameter value of the active circuit by comparing eq 4.9 to 
4.10 with 4.11 to 4.16. 
When the transfer function from eq 4.11 is in terms of inductor and 
integrator in the form of eq 4.10, then the denormaUzed value of inductor 
will be Li Rs/oc [8]. 
When the transfer function from eq 4.15 is in terms of capacitor and 
integrator in the form of eq 4.9, then the denormalized value of capacitor 
will be Ci/Rscoc • 
TABLE FOR PARAMETER VALUE OF ACTIVE CIRCUIT OF FIG. 
4.2. 
PARAMETER 
Rs 
Gml 
Gm2 
Gm3 
Gm4 
Gni5 
Gm6 
RL 
CALCULATED VALUE 
5.8405KQ 
0.5xlO"^Q'' 
.04878011898 xlO-^Q-^ 
.284043381xl0-^Q-' 
.04514355483x10-^0 •' 
.3069424007x10-^0' 
.07947004763x10-^0-' 
3.1791KO 
TABLE FOR PARAMETER VALUE OF SIMULATED ACTIVE 
CIRCUIT OF FIG 5.13. 
PARAMETER 
A„^(dB) 
8(dB) 
cockhz 
THEORETICAL 
VALUE 
.1 
.1562 
3.1847 
PRACTICAL VALUE 
First peak 
42.3 8mv 
First trough 
40.8mv 
.33001578 
.280989438 
First peak 
42.38mv 
Second trough 
39.6mv 
.58931532 
.3812248178 
3.19 3.19 
5.13 REALIZATION OF ACTIVE CIRCUIT AND SIMULATION 
RESULTS (BASED ON CANONIC CURRENT INTEGRATORS) 
We consider the realization of active circuit, lowpass filter is obtained. The 
filter is particularly, designed to realize a six-order chebyshev response with 
a cut-off frequency 3.19khz shown in ig5.14. [ 11 ]. 
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Fig5,14. Simulated performance of active circuit based on canonic 
current integrator 
We calculate the parameter value of the active circuit by comparing eq 4.25 
to 4.26 with 4.27 to 4.32. 
When the transfer function from eq 4.27 is in terms of inductor and 
integrator in the form of eq 4.26, then the denormalized value of inductor 
will be Li Rs/(Oc . 
When the transfer function from eq 4.29 is in terms of capacitor and 
integrator in the form of eq 4.25, then the denormalized value of capacitor 
will be Ci/Rscoc [8]. 
TABLE FOR PARAMETER VALUE OF ACTIVE CIRCUIT OF FIG 
4.4. 
PARAMETER 
Rs 
Gml 
Gm2 
Gm3 
Gm4 
Gm5 
Gm6 
RL 
CALCULATED VALUE 
.58405KQ 
0.5xlO-^Q"' 
4.878011898 xlO'^Q'' 
.284043381X lO'^Q'^ 
4.514355483xl0"^Q"' 
.3066034266x10-^0' 
7.94700476x10-^0 •' 
3.179139KO 
TABLE FOR PARAMETER VALUE OF SIMULATED ACTIVE 
CIRCUIT OF FIG 5.14. 
PARAMETER 
A„^(dB) 
8(dB) 
cockhz 
THEORETICAL 
VALUE 
.1 
.1562 
3.1847 
PRACTICAL VALUE 
First peak 
420.44nA 
First trough 
400.9^A 
0.41253302 
.3156691637 
3.19 
First peak 
420.44nA 
Second trough 
390.62^A 
0.63816462 
.3978539262 
3.19 
5.14 REALIZATION OF ACTIVE CIRCUIT AND SIMULATION 
RESULTS (BASED ON CANONIC VOLTAGE/ CURRENT 
INTEGRATORS) 
We consider the realization of active circuit, lowpass filter is obtained. The 
filter is particularly, designed to realize a six-order chebyshev response with 
a cut-off frequency 3,188 khz shown in fig 5.15.[11]. 
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FigS.lS. Simulated performance of active circuit based on canonic 
voltage/current integrator 
We calculate the parameter value of the active circuit by comparing eq 4.42 
to 4.44 with 4.45 to 4.50. 
When the transfer function from eq 4.45 is in terms of inductor and 
integrator in the form of eq 4.44, then the denormaUzed value of inductor 
will be Li Rs/coc [8]. 
When the transfer function from eq 4.46 is in terms of capacitor and 
integrator in the form of eq 4.43, then the denormalized value of capacitor 
will be Ci/RsCOc. 
TABLE FOR PARAMETER VALUE OF ACTIVE CIRCUIT OF FIG. 
4.6 
PARAMETER VALUE 
Rs 
Gmi 
Gm2 
Gms 
Gm4 
Gm5 
Gm6 
C2 
C4 
C6 
RL 
CALCULATED VALUE 
5.8405 KQ 
3.777325085x10-^0-^ 
3.777325085xl0-'^Q-' 
2.84702773 IxlO-^Q-' 
2.847027731x10-^0 •' 
2.95956446x10-^0-' 
2.95956446x10-^0-' 
58.5 nF 
63.2125 nF 
35.90831 nF 
.88534 KO 
TABLE FOR PARAMETER VALUE OF SIMULATED ACTIVE 
CIRCUIT OF FIG. 5.15 
PARAMETER 
An^ (dB) 
8(dB) 
cockhz 
THEORETICAL 
VALUE 
.1 
.1562 
3.1847 
PRACTICAL VALUE 
First peak 
42.4mv 
First trough 
40.88mv 
.3170994 
.2752208125 
3.188 
First peak 
42.4mv 
Second trough 
39.65mv 
.5824533 
.3788457747 
3.188 
5.15 GENERALIZED REALIZATION AND SIMULATION RESULTS 
We consider the realization of active circuit, lowpass filter is obtained. 
The filter is particularly, designed to realize a six-order chebyshev response 
with a cut-off fi-equency 3.19 khz shown in fig 5.16.[11]. 
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Fig5.16. Simulated performance of active circuit of generalized 
realization 
The parameter value i.e. G„,j, Gn,2, Gn ,^ Gn,4, G^^ , Gn,6, Rs and RL of 
the active circuit is same in article 5.12 and the parameter value i.e. 
Amax(dB), 8(dB) and (Oc in fig 5.16 is same in article 5.12. 
^ 
( ^ 
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